To have a better experience, please upgrade your IE browser.upgrade
Questo sito utilizza cookie di profilazione (propri e di terze parti) per ottimizzare la tua esperienza online e per inviarti pubblicità in linea con le tue preferenze. Continuando a utilizzare questo sito senza modificare le tue preferenze acconsenti all’uso dei cookie. Se vuoi saperne di più o negare il consenso a tutti o ad alcuni cookie clicca qui>
The website that you are visiting also provides Arabian language. Do you wish to switch language version?
يوفر موقع الويب الذي تزوره المحتوى باللغة العربية أيضًا. هل ترغب في تبديل إصدار اللغة؟
The website that you are visiting also provides Russia language Do you wish to switch language version?
Данный сайт есть в английской версии. Желаете ли Вы перейти на английскую версию?
The EFT8 board has two SD579 chips. The former four VC-4s correspond to the first SD579 chip and the latter four VC-4s correspond to the second SD579 chip. VC-4 No.4 and VC-4 No.8 support the binding of VC-3s and VC-12s. In addition, the working mode of the SD579 chip must be the same as the binding level, either VC-3 or VC-12. Otherwise, the bound services cannot be provisioned.
If the binding of timeslots in VC-4 No.4 or VC-4 No.8 is deleted, the software resets the working mode of the relevant chip according to the binding level. When the binding of VC-12s in VC-4 No.8 is deleted, the software fails to determine the correct chip and resets the working mode of the first chip to VC-12 mode by default. As a result, the second chip still works in VC-12 mode and the services in VC-4 No.8 are not affected; the first chip works in VC-12 mode and the VC-3 services in VC-4 No.4 are interrupted.
When the binding of VC-12s or VC-3s in VC-4 No.4 is deleted, the services in VC-4 No.8 are not affected because the software resets the working mode of the first SD579 chip by default.This fault does not occur in service creation because new services have specific timeslot numbers, which enable the software to reset the working mode of the correct chip.
This fault occurs when following two conditions are met: on the EFT8 board, the timeslots in VC-4 No.4 and the timeslots in VC-4 No.8 are bound at different levels; one or multiple VCTRUNKs in VC-4 No.8 are deleted.
Bind the timeslots in VC-4 No.4 and the timeslots in VC-4 No.8 at the same level.The board software of 7.55 and later (V100R