No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

Multi-port clock configuration failure on SEP board

Publication Date:  2012-07-25 Views:  53 Downloads:  0
Issue Description
NE: OSN3500 V100R006.
GSCC: 5.21.16.13.
NMS: T2000 V200R006C01.
Among 4-port of our SEP board in OSN3500 connected to third party Microwave NEs, only the first one can be use to configure clock tracing. 
in fact once 15-SEP-1(33-EU08.SDH-1) has been used to trace clock, next 7-ports of 15-SEP can't be select to configure clock.
Alarm Information
No Alarm displayed.
The 15-SEP port-2 to port-8 can't just be selected for clock tracing.
Handling Process
R&D expert explain us that there is a limitation on multi-port board when the option:
"Priority Table for Phase-Locked Sources of 1st External Clock Output"  is selected on    "NE Explorer > Function Tree > Clock > Clock Source Priority".
In fact when this option is selected on a SEP board, only the 1st or the 4th port can be set for clock tracing, and the remaining port can not be selected in   "System 
Clock Source Priority List".
So we solve the case like this:
1. Deleted the 15-SEP-1(33-EU08.SDH-1) from "1st External Clock Output"  Tab;
2. Created the 15-SEP-1(33-EU08.SDH-1) in "Clock Source Priority List" ;
3. After that, other 15-SEP port can easily be added on "Clock Source Priority List".
Root Cause
I tryied to used navigator v5.6 to force the clock tracing on 2nd to 8th ports of 15-SEP board with below results:
1. to set the clock tracing table from 15-SEP-4(33-EU08.SDH-4)
15#9-12:szhw [12_Kumba SW                                                     ][][2010-04-15 15:08:02+00:00]> 
:cfg-set-synclass:9, 3, 0x0f01, 0x0f04, 0xf101;                                               
failed! cmd:0x8200 error:0x9ac2 NSERR_CFG_CONFLICT_SYN_AND_2MPLL        
2.query the 2mpll status and it seems normal. 
  
#9-12:szhw [12_Kumba SW                                                     ][][2010-04-15 15:11:28+00:00]> 
:cfg-get-2mpllsynlosaction:9, fir-2m-tbl; 
  2MPLL-SYNLOS-ACTION  : fir-2m-tbl    2   
Suggestions
Technical support engineer must paid attention to "System Clock Source Priority List", "1st External Clock Output" , "2nd External Clock Output" during the clock table 
configuration and warm the customer about this issue.

END