To have a better experience, please upgrade your IE browser.upgrade
Questo sito utilizza cookie di profilazione (propri e di terze parti) per ottimizzare la tua esperienza online e per inviarti pubblicità in linea con le tue preferenze. Continuando a utilizzare questo sito senza modificare le tue preferenze acconsenti all’uso dei cookie. Se vuoi saperne di più o negare il consenso a tutti o ad alcuni cookie clicca qui>
The website that you are visiting also provides Arabian language. Do you wish to switch language version?
يوفر موقع الويب الذي تزوره المحتوى باللغة العربية أيضًا. هل ترغب في تبديل إصدار اللغة؟
The website that you are visiting also provides Russia language Do you wish to switch language version?
Данный сайт есть в английской версии. Желаете ли Вы перейти на английскую версию?
One customer site of NE40E equipment, used the CR52L2XXNB subcard and wavelength division equipment interconnection. And this card 0 port interconnection wavelength division equipment receive about 3 % CRC packet, port 1 breakdown.
Live network cross - validation and found, fault point in CR52L2XXNB port subcard 0 The sending direction, and reset subcard fault is not restored. Then return laboratory for analysis.
1. loopback testing Confirm fault point:
Contains a PHY chip and a FPGA chip, and each layer can always be loopback, detailed - side inloop are as follows:
Through test equipment and 0 for port entries, doing external loopback subcard layers testing, ensure that passed through Which floor CRC error occurred package.
Finally, found in 1 and 2, 3 easy, and packet error free. Through the 4 places, began to appear CRC wrong bag. So that fault point is in the FPGA in MAC layer line.
2, locate the fault mode.
Of MAC layer get through message add CRC and distributed. Therefore initially suspected is MAC adds error CRC.
In testing seismographs captured through subcard four back the message, and packets, do comparison. The testing instrument is sent now add the CRC result is CCEE A6 04, but - back captured to Result shown in the following figure, into CCEC A6 04.
To sum up, FPGA MAC - add CRC unit comes up single bit faults, when CRC check result of this bit is set to 0,, breakdown. Is set to 1,, was changed to 0, lead to adds error CRC check results.
Replace sub-card solution.