No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

Typical Configuration Examples

CloudEngine 12800, 12800E, 8800, 7800, 6800, and 5800 Series Switches

Rate and give feedback :
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document. Note: Even the most advanced machine translation cannot match the quality of professional translators. Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
Example for Configuring Clock Synchronization on a Hybrid Network (CE12800E series switches)

Example for Configuring Clock Synchronization on a Hybrid Network (CE12800E series switches)

Applicable Products and Versions

This example applies to the CE12800E V200R002C50 or later.

Networking Requirements

Figure 2-26 shows a hybrid clock synchronization network consisting of a ring network and a chain network. Device1, Device2, and Device3 reside on the same ring clock synchronization network. Device1 is connected to an external clock, and Device3 is directly connected to Device4 on the chain clock synchronization network. Device4 is a stack of two switches.

On the hybrid clock synchronization network, when the external clock is working normally, each device traces high-quality clock signals of the external clock. When the external clock is faulty, all devices trace clock signals of Device4 on the chain clock synchronization network.

Figure 2-26 Configuring clock synchronization on a hybrid network
Table 2-3 Clock source priority of each device

Device

Clock Source in Use

Priority

Device1

10GE1/0/1

-

10GE1/0/2

3

BITS0

1

Device2

10GE1/0/1

1

10GE1/0/2

2

Device3

10GE1/0/1

2

10GE1/0/2

-

10GE1/0/3

3

Device4

10GE1/1/0/4

1

Configuration Roadmap

The configuration roadmap is as follows:

  1. Configure the clock source type.
  2. Configure the clock source priority.

Procedure

  1. Configure Device4 as a stack. For details, see Configuring a Stack (CE12800 and CE12800E). In the stack, stack member ports are 10GE1/1/0/1, 10GE1/1/0/2, 10GE2/1/0/1, and 10GE2/1/0/2.
  2. Configure Device1.

    <HUAWEI> system-view
    [~HUAWEI] sysname Device1
    [*HUAWEI] commit
    [~Device1] clock bits-type bits0 2mbps
    [*Device1] clock source bits0 synchronization enable
    [*Device1] clock source bits0 priority 1
    [*Device1] commit
    [~Device1] interface 10ge 1/0/1
    [~Device1-10GE1/0/1] clock synchronization enable
    [*Device1-10GE1/0/1] commit
    [~Device1-10GE1/0/1] quit
    [~Device1] interface 10ge 1/0/2
    [~Device1-10GE1/0/2] clock synchronization enable
    [*Device1-10GE1/0/2] clock priority 3
    [*Device1-10GE1/0/2] commit
    [*Device1-10GE1/0/2] quit

  3. Configure Device2.

    <HUAWEI> system-view
    [~HUAWEI] sysname Device2
    [*HUAWEI] commit
    [~Device2] interface 10ge 1/0/1
    [~Device2-10GE1/0/1] clock synchronization enable
    [*Device2-10GE1/0/1] clock priority 1
    [*Device2-10GE1/0/1] commit
    [~Device2-10GE1/0/1] quit
    [~Device2] interface 10ge 1/0/2
    [~Device2-10GE1/0/2] clock synchronization enable
    [*Device2-10GE1/0/2] clock priority 2
    [*Device2-10GE1/0/2] commit

  4. Configure Device3.

    <HUAWEI> system-view
    [~HUAWEI] sysname Device3
    [*HUAWEI] commit
    [~Device3] interface 10ge 1/0/1
    [*Device3-10GE1/0/1] clock synchronization enable
    [*Device3-10GE1/0/1] clock priority 2
    [*Device3-10GE1/0/1] commit
    [~Device3] interface 10ge 1/0/2
    [*Device3-10GE1/0/2] clock synchronization enable
    [*Device3-10GE1/0/2] commit
    [~Device3-10GE1/0/2] quit
    [~Device3] interface 10ge 1/0/3
    [*Device3-10GE1/0/3] clock synchronization enable
    [*Device3-10GE1/0/3] clock priority 3
    [*Device3-10GE1/0/3] commit
    [~Device3-10GE1/0/3] quit

  5. Configure Device4.

    # In the stack, set the clock link mode of stack member ports to the interlink mode.
    <HUAWEI> system-view
    [~HUAWEI] sysname Device4
    [*HUAWEI] commit
    [~Device4] interface 10ge 1/1/0/1
    [~Device4-10GE1/1/0/1] clock link-mode interlink
    [*Device4-10GE1/1/0/1] commit
    [~Device4-10GE1/1/0/1] quit
    [~Device4] interface 10ge 1/1/0/2
    [~Device4-10GE1/1/0/2] clock link-mode interlink
    [*Device4-10GE1/1/0/2] commit
    [~Device4-10GE1/1/0/2] quit
    [~Device4] interface 10ge 2/1/0/1
    [~Device4-10GE2/1/0/1] clock link-mode interlink
    [*Device4-10GE2/1/0/1] commit
    [~Device4-10GE2/1/0/1] quit
    [~Device4] interface 10ge 2/1/0/2
    [~Device4-10GE2/1/0/2] clock link-mode interlink
    [*Device4-10GE2/1/0/2] commit
    [~Device4-10GE2/1/0/2] quit
    # Configure the clock source priority.
    [~Device4] interface 10ge 1/1/0/4
    [~Device4-10GE1/1/0/4] clock synchronization enable
    [*Device4-10GE1/1/0/4] clock priority 1
    [*Device4-10GE1/1/0/4] commit
    [~Device4-10GE1/1/0/4] quit

Verifying the Configuration

# Run the display clock source command on Device4 to check the clock source traced by the system clock and status of each clock source.

[~Device4] display clock source
 System trace source State:   lock mode
                              into pull-in range
 Current system trace source: 10GE1/1/0/4
 Frequency lock success:      yes

 Master board
  Source          Pri(sys)             In-SSM     Out-SSM    State      Ref-Source
 --------------------------------------------------------------------------
 10GE1/1/0/4     1                    sec        sec        normal     yes

# Run the display clock cluster frequency source command on Device4 to check the frequency synchronization status of the stack.

[~Device4] display clock cluster frequency source
Chassis                                                                         
  Chassis   Trace-state   Pull-in   Trace-source                  Lock           
--------------------------------------------------------------------------      
  1         lock          into      --                             yes            
  2         lock          into      10GE2/1/0/1                    yes            
                                                                                
Port                                                                            
  Source                        Peer Port                      State              
----------------------------------------------------------------------          
  10GE1/1/0/1                   10GE2/1/0/1                    normal              
  10GE1/1/0/2                   10GE2/1/0/2                    normal              
  10GE2/1/0/1                   10GE1/1/0/1                    normal              
  10GE2/1/0/2                   10GE1/1/0/2                    normal              

# Run the display clock cluster time source command on Device4 to check the time synchronization status of the stack.

[~Device4] display clock cluster time source
Chassis                                                                         
  Chassis   Trace-source                  Lock                                   
--------------------------------------------------                              
  1         --                             yes                                    
  2         10GE2/1/0/1                    yes                                    
                                                                                
Port                                                                            
  Source                         Peer Port                      In-Status           
----------------------------------------------------------------------          
  10GE1/1/0/1                    10GE2/1/0/1                    normal              
  10GE1/1/0/2                    10GE2/1/0/2                    normal              
  10GE2/1/0/1                    10GE1/1/0/1                    normal              
  10GE2/1/0/2                    10GE1/1/0/2                    normal              

Configuration Files

  • Device1 configuration file

    #
    sysname Device1
    #
    clock source bits0 synchronization enable slot 5
    clock source bits0 priority 1 slot 5
    clock bits-type bits0 2mbps slot 5
    #
    interface 10GE1/0/1
     clock synchronization enable
    #
    interface 10GE1/0/2
     clock synchronization enable
     clock priority 3
    #
    return
  • Device2 configuration file

    #
    sysname Device2
    #
    interface 10GE1/0/1
     clock synchronization enable
     clock priority 1
    #
    interface 10GE1/0/2
     clock synchronization enable
     clock priority 2
    #
    return
  • Device3 configuration file

    #
    sysname Device3
    #
    interface 10GE1/0/1
     clock synchronization enable
     clock priority 2
    #
    interface 10GE1/0/2
     clock synchronization enable
    #
    interface 10GE1/0/3
     clock synchronization enable
     clock priority 3
    #
    return
  • Device4 configuration file

    #
    sysname Device4
    #
    interface Stack-Port1/1
    #
    interface Stack-Port2/1
    #
    interface 10GE1/1/0/1
     port mode stack
     stack-port 1/1
     clock link-mode interlink
    #
    interface 10GE1/1/0/2
     port mode stack
     stack-port 1/1
     clock link-mode interlink
    #
    interface 10GE1/1/0/4
     clock synchronization enable
     clock priority 1
    #
    interface 10GE2/1/0/1
     port mode stack
     stack-port 1/1
     clock link-mode interlink
    #
    interface 10GE2/1/0/2
     port mode stack
     stack-port 1/1
     clock link-mode interlink
    #
    return
Download
Updated: 2019-04-03

Document ID: EDOC1000039339

Views: 115787

Downloads: 7526

Average rating:
This Document Applies to these Products
Related Documents
Related Version
Share
Previous Next