No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

MA5600T, MA5603T, and MA5608T Hardware Description 25

This manual describes the Huawei MA5600T, MA5603T, and MA5608T hardware specifications, such as dimensions, weight, power consumption, capacity, structure, chassis, slots, boards, power modules, and optical modules.
Rate and give feedback :
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document. Note: Even the most advanced machine translation cannot match the quality of professional translators. Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
H802ADPD Board Description

H802ADPD Board Description

The H802ADPD board is a 64-port ADSL2+ over POTS service board. It works with the ADSL terminal unit-remote end (ATU-R) through the ADSL2+ port to access 64 channels of ADSL2+ service.

Functional Specifications

Please refer to "64-Channel ADSL2+ Service Board Comparison".

Technical Specifications

Please refer to "Power Consumption and Maximum Frame Size of Boards".

Working Principle

Figure 3-107  Working principle of the H802ADPD board

The basic working principle of the H802ADPD board is as follows:
  • The control module loads the board software, controls the running of the board, and manages the entire board.
  • The protection module protects and isolates the board from lightning strikes. The DC block isolates the direct current. The protector protects the high voltage.
  • The interface module supports two functions:
    • In the upstream direction, the interface module converts line signals into a cell flow, aggregates the flow to the forwarding module, and then reorganizes the flow into ATM packets.
    • In the downstream direction, the forwarding module transmits the ATM cell flow to the interface module. Then, the interface module converts the flow into downstream line signals.
  • The forwarding module processes services. The detailed process is described later.
  • The power module supplies power to each functional module of the board.
  • The clock module provides clock signals for each functional module of the board.
The service process is as follows:
  • In the upstream direction, the interface module transmits subscriber line signals to the forwarding module. The forwarding module reorganizes the cell flow into ATM packets, encapsulates the ATM packets into IP packets, and performs CAR on the IP packets. Controlled by the logical switch, the IP packets are transmitted to the backplane bus through the backplane interface.
  • In the downstream direction, the forwarding module decapsulates the IP packets from the backplane bus, performs CAR on the IP packets, reorganizes the IP packets into ATM packets, and transmits the ATM packets to the interface module. The interface module converts the ATM packets into analog signals and transmits the signals to subscriber lines.

Front Panel Port



  • When cables from the xDSL ports are routed to an outdoor environment or the user side, the MDF must be installed with a protective unit.

Indicator

Indicator

Name

Color

Status

Meaning

RUN ALM

Running status indicator

Red

Blinking

The board enters the APP start phase during the board startup

Green

Blinking slowly (on for 1 s and off for 1 s repeatedly)

The board works in the normal state

Green

Blinking quickly (on for 0.25 s and off for 0.25 s repeatedly)

The board enters the phase of communication with the control board during its startup

Red

On

The board is faulty

BSY

Port status indicator

Green

On

At least one service port is activated

-

Off

No service port is activated

Pin Assignments

For pin assignment of the xDSL0 port, see Table 3-88; For pin assignment of the xDSL1 port, see Table 3-89;

Table 3-88  Pin assignments of the xDSL0 port

Pin

Signal

 

Pin

Signal

Port

Pin

Signal

 

Pin

Signal

64

15

 

48

7

32

16

 

16

24

63

47

31

15

62

14

46

6

30

17

14

25

61

45

29

13

60

13

44

5

28

18

12

26

59

43

27

11

58

12

42

4

26

19

10

27

57

41

25

9

56

11

40

3

24

20

8

28

55

39

23

7

54

10

38

2

22

21

6

29

53

37

21

5

52

9

36

1

20

22

4

30

51

35

19

3

50

8

34

0

18

23

2

31

49

33

17

1

Table 3-89  Pin assignments of the xDSL1 port

Pin

Signal

 

Pin

Signal

Port

Pin

Signal

 

Pin

Signal

64

47

 

48

39

32

48

 

16

56

63

47

31

15

62

46

46

38

30

49

14

57

61

45

29

13

60

45

44

37

28

50

12

58

59

43

27

11

58

44

42

36

26

51

10

59

57

41

25

9

56

43

40

35

24

52

8

60

55

39

23

7

54

42

38

34

22

53

6

61

53

37

21

5

52

41

36

33

20

54

4

62

51

35

19

3

50

40

34

32

18

55

2

63

49

33

17

1

Download
Updated: 2019-03-18

Document ID: EDOC1000060621

Views: 137645

Downloads: 3405

Average rating:
This Document Applies to these Products
Related Documents
Related Version
Share
Previous Next