No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

MA5600T, MA5603T, and MA5608T Hardware Description 25

This manual describes the Huawei MA5600T, MA5603T, and MA5608T hardware specifications, such as dimensions, weight, power consumption, capacity, structure, chassis, slots, boards, power modules, and optical modules.
Rate and give feedback :
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document. Note: Even the most advanced machine translation cannot match the quality of professional translators. Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
H80DSDMM Board Description

H80DSDMM Board Description

The H80DSDMM is a 48-port VDSL2 over POTS service board. It works with the VDSL transceiver unit-remote end (VTU-R) through the VDSL port to provide VDSL2 access service and support SuperVector.

Functional Specifications

Please refer to "48-Channel VDSL2 Service Board Comparison".

Technical Specifications

Please refer to "Power Consumption and Maximum Frame Size of Boards".

Working Principle

Figure 3-123  Working principle of the H80DSDMM board

The basic working principle of the H80DSDMM board is as follows:
  • The control module loads the board software, controls the running of the board, and manages the entire board.
  • The protection module protects and isolates the board from lightning strikes. The DC block isolates the direct current. The protector protects the high voltage.
  • The forwarding module converts between the ATM/PTM service and the IP service, and also supports flow control and scheduling.
  • The framer module forwards vectoring data.
  • The interface module provides the ports for information exchange.
  • The power module supplies power to each functional module of the board.
  • The clock module provides clock signals for each functional module of the board.
The service process is as follows:
  • In the upstream direction, the interface module converts the VDSL2 signals into a cell flow, aggregates the flow to the forwarding module, and then reorganizes the cell flow into ATM/PTM packets. The forwarding module encapsulates the reorganized ATM/PTM packets and performs CAR on the ATM/PTM packets to convert them into IP packets. The IP packets are transmitted to the backplane bus through the backplane port and then to the control board. After being processed by the control board, the IP packets are transmitted upstream to the upper level device through the optical or electrical port.
  • In the downstream direction, the forwarding logic decapsulates the IP packets from the backplane bus, performs CAR on the IP packets, reorganizes the IP packets into ATM/PTM packets, and transmits the ATM/PTM packets to the interface module. The interface module converts the ATM/PTM packets into analog signals and then transmits the signals to subscriber lines.

Front Panel Port



  • When cables from the xDSL ports are routed to an outdoor environment or the user side, the MDF must be installed with a protective unit.

Indicator

Indicator

Name

Color

Status

Meaning

RUN ALM

Running status indicator

Red

Blinking

The board enters the APP start phase during the board startup

Green

Blinking slowly (on for 1 s and off for 1 s repeatedly)

The board works in the normal state

Green

Blinking quickly (on for 0.25 s and off for 0.25 s repeatedly)

The board enters the phase of communication with the control board during its startup

Orange

Blinking

A high-temperature alarm is generated

Red

On

The board is faulty

BSY

Port status indicator

Green

On

At least one service port is activated

-

Off

No service port is activated

Pin Assignments

For pin assignment of the xDSL0 port, see Table 3-120; For pin assignment of the xDSL1 port, see Table 3-121;

Table 3-120  Pin assignments of the xDSL0 port

Pin

Signal

 

Pin

Signal

Port

Pin

Signal

 

Pin

Signal

64

15

 

48

7

32

16

 

16

-

63

47

31

15

62

14

46

6

30

17

14

-

61

45

29

13

60

13

44

5

28

18

12

-

59

43

27

11

58

12

42

4

26

19

10

-

57

41

25

9

56

11

40

3

24

20

8

-

55

39

23

7

54

10

38

2

22

21

6

-

53

37

21

5

52

9

36

1

20

22

4

-

51

35

19

3

50

8

34

0

18

23

2

-

49

33

17

1

Table 3-121  Pin assignments of the xDSL1 port

Pin

Signal

 

Pin

Signal

Port

Pin

Signal

 

Pin

Signal

64

39

 

48

31

32

40

 

16

-

63

47

31

15

62

38

46

30

30

41

14

-

61

45

29

13

60

37

44

29

28

42

12

-

59

43

27

11

58

36

42

28

26

43

10

-

57

41

25

9

56

35

40

27

24

44

8

-

55

39

23

7

54

34

38

26

22

45

6

-

53

37

21

5

52

33

36

25

20

46

4

-

51

35

19

3

50

32

34

24

18

47

2

-

49

33

17

1

Download
Updated: 2019-03-18

Document ID: EDOC1000060621

Views: 137532

Downloads: 3405

Average rating:
This Document Applies to these Products
Related Documents
Related Version
Share
Previous Next