No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

5288 V3 Server V100R003 User Guide 26

This document describes the features, appearance, and technical specifications of the 5288 V3 server, and how to install, power on, and power off the 5288 V3 server, connect cables, and install an operating system (OS) for it.
Rate and give feedback :
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document. Note: Even the most advanced machine translation cannot match the quality of professional translators. Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
Logical Structure

Logical Structure

  • The 5288 V3 in dual-CPU configuration supports two Intel® Xeon® E5-2600 v3 (Haswell-EP) series CPUs or two Intel® Xeon® E5-2600 v4 (Broadwell-EP) series CPUs, and 16 DDR4 DIMMs. CPUs interconnect through QuickPath Interconnect (QPI) buses, which provide the maximum transmission speed of 9.6 GT/s. Figure 2-21 shows the logical structure of the 5288 V3 in dual-CPU configuration.
  • Hard disks are managed by the RAID controller card or PCH.
  • The CPUs connect to two PCIe riser cards through PCIe connectors. The riser cards provide PCIe slots of various specifications. A RAID controller card can be combined with the hard disk backplane to form a hard disk interface module, which connects to a CPU through PCIe connectors.
NOTE:

The 5288 V3 supports a maximum of two Intel® Xeon® E5-2600 v3 series CPUs or two Intel® Xeon® E5-2600 v4 series CPUs. For details about the CPU positions, see Mainboard Layout. The server in single-CPU configuration does not support a PCIe riser card.

Figure 2-21 Logical structure of the 5288 V3 in dual-CPU configuration

Translation
Download
Updated: 2018-11-26

Document ID: EDOC1000080031

Views: 125366

Downloads: 2333

Average rating:
This Document Applies to these Products
Related Documents
Related Version
Share
Previous Next