No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

Advanced O&M Command Reference

OceanStor 18000 V3 Series V300R006

This document is applicable to OceanStor 18500 V3 and 18800 V3. Based on the CLI, this document describes how to use various commands classified by functionsand how to set the CLI and manage the storage system through these commands. The document that you browse online matches the latest C version of the product. Click Download to download documents of other C versions.
Rate and give feedback:
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document. Note: Even the most advanced machine translation cannot match the quality of professional translators. Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
ddr_test

ddr_test

Function

The ddr_test command is used to test memory through the memory self-test module of CPU.

Format

ddr_test <ADDR> <LEN> <ALGO>

Parameters

Parameter

Description

Value

ADDR

Start address of a memory self-test.

Enter the value as required.

LEN

Memory self-test length.

Enter the value as required.

ALGO

Used algorithm.

The value can be "0", "1", or "2", where:

  • "0": WR
  • "1": March-6n
  • "2": 9 step checkerboard.

Modes

serial port mode

Usage Guidelines

None

Example

Test memory through the memory self-test module.

Hi1710_UBOOT> ddr_test 0x80000000 0x1000 0                                                                                           
ddrtest_len must be multiples of 0x100000(1Mb Byte)                                                                                  
Hi1710_UBOOT> ddr_test 0x80000000 0x100000 0                                                                                         
DDR_TEST START                                                                                                                       
DT_TST_ALGO =0x410                                                                                                                   
DDR_TEST_ADDR = 0x80000000                                                                                                           
DDR_TEST_LEN = 0x100000                                                                                                              
DDRTEST_ALGORITHM = WR                                                                                                               
.                                                                                                                                    
DT_TST_STATUS = 0x11                                                                                                                 
DDR TEST OK

System Response

None

Translation
Download
Updated: 2019-07-12

Document ID: EDOC1000138389

Views: 487048

Downloads: 85

Average rating:
This Document Applies to these Products
Related Documents
Related Version
Share
Previous Next