No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

Log Reference

S9300, S9300E, and S9300X V200R010C00

This document provides the explanations, causes, and recommended actions of logs on the product.
Rate and give feedback:
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document. Note: Even the most advanced machine translation cannot match the quality of professional translators. Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
CLOCK/4/SYNC_BAD

CLOCK/4/SYNC_BAD

Message

CLOCK/4/SYNC_BAD:[STRING] clock synchronization is bad. (CurClockSource=[STRING])

Description

Frequent offset of the clock source exceeds the threshold three consecutive times. This indicates that the clock synchronization fails.

Parameters

Parameter Name Parameter Meaning

[STRING]

Indicates the type of source selection. The values are as follows:
  • 1) system: system clock.
  • 2) bits0: bits0 clock.
  • 3) bits1: bits1 clock.

[STRING]

Indicates the type of the clock source. The values are as follows:
  • 0) Inner Clock: internal clock.
  • 1) BITS0: BITS0 clock.
  • 2) BITS1: BITS1 clock.
  • 3) Peer Board BITS0: BITS0 clock on the peer board.
  • 4) Peer Board BITS1: BITS1 clock on the peer board.
  • 5) Left Frame Clock: clock of the left frame.
  • 6) Right Frame Clock: clock of the right frame.
  • 7) FSU: flexible service unit.
  • 8) Peer Board FSU: flexible service unit of the peer board.
  • 9) System Clock: system clock.
  • 10) Peer System Clock: system clock of the peer board.

Possible Causes

The performance of the traced clock source degrades.

Procedure

  • If the clock source is switched, this is a normal situation.
  • If the clock source of the upstream device is switched, this is a normal situation.
  • Check whether the clock configurations of the upstream device and downstream device are correct and whether the output mode of the upstream device is the same as the input mode of the local device (bit/hz).
  • Check the frequent offset of the upstream clock source. The tool may be required.
  • After the clock source is switched, if the log is generated on all interfaces of the local device, the local clock board may be faulty. Then perform an active/standby switchover on the clock boards.
  • Record this log message and contact technical support personnel.
Translation
Download
Updated: 2019-08-21

Document ID: EDOC1000142069

Views: 576485

Downloads: 37

Average rating:
This Document Applies to these Products
Related Version
Related Documents
Share
Previous Next