Rate and give feedback:
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document.
Note: Even the most advanced machine translation cannot match the quality of professional translators.
Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
reset
Usage Guidelines
- When you run the command, the SES system will restart. It takes about 30 seconds for the SES system from a restart to proper running. If services are running during the interval, delivering I/Os into disks may be blocked and interrupted, thereby interrupting services.
- Running this command is a highly risky operation. Execute this command with caution when there are ongoing services.
Example
In standard disk enclosure devices, run the "reset" command to reset SES.
PANGEA_SES:>reset reset cmd successful. ************************************************************************ ** ** ** SES System ** ** ** ************************************************************************ Boot version: R1-2016-02-20-B082 enter the ThreadX kernel BoardType Gpio Value 0x1 FruNum CRC Read 0xd442ae, Saved 0xd442ae, Magic 0xaced55aa Load Fan Register Funs! set ALL disk_phy ssc_type 0 under rate 0x8, enable Zone cfg iRv 0x0; Retry 1, valid is 1. str data init success. Sfp twi port init, board type is 33. Info: SASZONE init success, Zone enable state is 0. Buffering switch CRC Read 0xfec28155, Saved 0x3545ef9f, Magic 0xdb0398f, Switch 956330457 Local State Now Is Slave !INFO: FrameStatus From 0xff to 0x1 Firmware internal Get fwdl type:0x3, flag:0x0 build: B082, Release 04.08.02 Flash active image build: B001, Release 32.85.00 Flash active data(Init String) build: B255, Release 55.55.15, Release Type 0f sas init ok It is not SAS card,no need to notify BMC Ses main start... BOARD:local eeprom self test result irv = 0x0 Parse SysAlarmLed(1); SysPowerLed(1) by Uart Parse ucDevSetFrameSysAlarm=0 Peer CustomRule_Mem, CRC 0x2ff983d4, FrameNumHex: 1
