No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

Configuration Guide - Device Management

S9300, S9300E, and S9300X V200R012C00

This document describes the configurations of Device Management, including device status query, hardware management, CSS, SVF, PoE, OPS, OIDS, energy-saving management, information center, fault management, NTP, synchronous ethernet, PTP.
Rate and give feedback:
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document. Note: Even the most advanced machine translation cannot match the quality of professional translators. Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
PTP Time Synchronization

PTP Time Synchronization

PTP provides two delay measurement mechanisms: delay and Pdelay.
  • Delay mechanism: calculates the time difference based on the total link delay between the master and slave clocks. This mechanism corresponds to the delay time synchronization mode.
  • Pdelay mechanism: calculates the time difference based on the delay of each link between the master and slave clocks. This mechanism corresponds to the Pdelay time synchronization mode.

Delay Mechanism

Figure 13-8 shows the process of calculating the link delay and time offset between the master and slave devices using the delay mechanism.

Figure 13-8  Delay mechanism

  1. The master device sends a Sync message at t1. If the master device works in one-step mode, t1 is sent to the slave device through the Sync message. If the master device works in two-step mode, t1 is sent to the slave device through the subsequent Follow_Up message.

  2. The slave device receives the Sync message at t2 and obtains t1 from the Sync message in one-step mode or from the Follow_Up message in two-step mode.

  3. The slave device sends a Delay_Req message to the master device at t3.

  4. The master device receives the Delay_Req message at t4.

  5. The master device sends a Delay_Resp message recording t4 to the slave device.

    In the preceding process, the timestamps of when the messages are sent or received are generated based on the system clock of the devices. PTP defines the timestamp length as 80 bits in a message.

    By exchanging messages with the master device, the slave device obtains t1, t2, t3, and t4, and calculates the average link delay and time offset between the master and slave devices. The slave device can then adjust the local time according to the calculated time offset to synchronize with the master device. The formulas for calculating the link delay and time offset are as follows:

    • Average link delay = [(t4 - t1) - (t3 - t2)]/2

      t2 = t1 + Delay + Offset = t1 + [(t4 - t1) - (t3 - t2)]/2 + Offset

    • Offset = [(t2 - t1) + (t3 - t4)]/2

    In Figure 13-9, the time offset between the local clock and current time is calculated by PTP, and then the local clock is adjusted based on the time offset.

    Figure 13-9  Correcting the local clock

Pdelay Mechanism

The Pdelay mechanism calculates the transmission time (link delay) between two communication ports that support the P2P mechanism using Pdelay_Req, Pdelay_Resp, and possible Pdelay_Resp_Follow_Up messages. The P2P mechanism is similar to the E2E mechanism except that it measures the delay of each link and transmits the link delay and resident time of a message on a transparent clock (TC) in a Pdelay_Resp or Pdelay_Resp_Follow_Up message to downstream devices. The P2P mechanism calculates the average link delay of the master and slave nodes based on the delay of each link and resident time on the TC.

In the Pdelay mechanism, the link delay can be measured between two connected ports that support the Pdelay mechanism regardless of their port states.

Figure 13-10  Pdelay mechanism

Timestamps t1 and t2 indicate the time when the Pdelay_Req message is sent and received. Timestamps t3 and t4 indicate the time when the Pdelay_Resp message is sent and received. The formula for calculating the delay of each link is as follows:

Link delay = [(t2 - t1) + (t4 - t3)]/2 = [(t2 - t3) + (t4 - t1)]/2

Translation
Download
Updated: 2018-09-03

Document ID: EDOC1100038289

Views: 37994

Downloads: 15

Average rating:
This Document Applies to these Products
Related Version
Related Documents
Share
Previous Next