No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

Configuration Guide - Device Management

S9300, S9300E, and S9300X V200R012C00

This document describes the configurations of Device Management, including device status query, hardware management, CSS, SVF, PoE, OPS, OIDS, energy-saving management, information center, fault management, NTP, synchronous ethernet, PTP.
Rate and give feedback:
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document. Note: Even the most advanced machine translation cannot match the quality of professional translators. Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
Configuring a 1588v2 Clock Source

Configuring a 1588v2 Clock Source

Context

After external time signal input is configured on multiple 1588v2 devices, you can configure clock source attributes to allow the 1588v2 clock sources to participate in BMC calculation. The BMC algorithm allows the 1588v2 devices to dynamically determine the master clock. The master clock provides time signals to the entire 1588v2 network so that the 1588v2 devices use 1588v2 to obtain clock information from the grandmaster clock.

After dynamic BMC calculation is implemented, the 1588v2 devices select a clock source based on the following order: priority1 > clock-class > clock-accuracy > priority2. That is, priority1 of the clock sources is compared first. If the priority1 values of these 1588v2 devices are the same, the clock-class is compared. The clock source with the highest priority is selected as the master clock.

Before using the external BITS signal as the best clock source, configure the BITS signal to participate in BMC calculation.

Procedure

  1. Run system-view

    The system view is displayed.

  2. Run ptp clock-source { bits0 | bits1 } { off | on }

    The participation of BITS signals in BMC calculation is enabled or disabled.

    By default, BITS signals do not participate in BMC calculation.

  3. Configure clock source attributes on all nodes. Generally, clock source attributes need to be configured only on the grandmaster. After the grandmaster selects the optimal clock source, the associated attributes are transmitted to lower-layer devices through Announce messages. In case of special requirements, configure time source attributes for other nodes.

    • Run ptp clock-source { local | bits0 | bits1 } time-source time-source

      The type of the clock source to be traced is configured.

      NOTE:
      The time-source parameter can be configured only on the grandmaster clock and must be set according to the clock source connected to the device. For details about the time-source parameter and corresponding clock source, see Command Reference.
    • Run ptp clock-source { local | bits0 | bits1 } clock-accuracy clock-accuracy

      The clock accuracy of the clock source is configured.

    • Run ptp clock-source { local | bits0 | bits1 } clock-class clock-class

      The class of the clock source is configured.

      NOTE:
      A smaller clock-class value indicates a higher class. A device whose clock class value is smaller than 128 cannot function as a slave clock. Therefore, do not set a high clock class for a slave clock. Otherwise, the PTP interface of the slave clock cannot enter the slave state, and the device cannot synchronize with the master clock.
    • Run ptp clock-source { local | bits0 | bits1 } priority1 priority1

      The priority1 value is set for the clock source.

    • Run ptp clock-source { local | bits0 | bits1 } priority2 priority2

      The priority2 value is set for the clock source.

  4. (Optional) Run ptp { bits-1pps | bits-dcls } { receive-delay receive-delay | send-delay send-delay }

    Correction for the delay in sending or receiving clock source signals is set.

    By default, no correction is added to the delay in sending or receiving BITS clock signals.

Translation
Download
Updated: 2018-09-03

Document ID: EDOC1100038289

Views: 42555

Downloads: 15

Average rating:
This Document Applies to these Products
Related Version
Related Documents
Share
Previous Next