No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade

NE20E-S2 V800R010C10SPC500 Configuration Guide - System Management 01

This is NE20E-S2 V800R010C10SPC500 Configuration Guide - System Management
Rate and give feedback:
Huawei uses machine translation combined with human proofreading to translate this document to different languages in order to help you better understand the content of this document. Note: Even the most advanced machine translation cannot match the quality of professional translators. Huawei shall not bear any responsibility for translation accuracy and it is recommended that you refer to the English document (a link for which has been provided).
Licensing Requirements and Limitations for Clock Synchronization--S2F

Licensing Requirements and Limitations for Clock Synchronization--S2F

Licensing Requirements

This feature is a basic feature and is not under license control.

Restrictions and Guidelines

Restrictions

Guidelines

Impact

The O/E converter module does not support SyncE or PTP time synchronization.

Do not deploy the clock or time source on the interface inserted with the O/E converter module during clock or time topology planning. Directly use the optical module or use the electrical interface.

The requirement for frequency/time synchronization performance cannot be met.

The clock synchronization solution for virtual access networks supports only physical layer clock synchronization and 1588v2 time synchronization.

None

None

In case of 2M ring without tracing source, configure the output actions for the BITS interface (clock bits { bits0 | bits1 | bits2 } lti-action-2mbps { send-dnu | send-ais }). This works only when the BITS signal type is set to 2Mbps.

None

Only 2Mbps signals are valid for BITS port output. Other signal types are invalid.

The function of frequency offset-triggered clock source switching can be enabled only after frequency offset detection has been configured.

None

Time synchronization is affected.

The 10GE interfaces on the CR2D00L2XF11, CR2D0L2XFH11 subcard do not support hop-by-hop 1588 for frequency synchronization. It must be used together with SyncE.

Do not use the CR2D00L2XF11, CR2D0L2XFH11 subcard to configure hop-by-hop 1588 frequency synchronization. Replace them with the corresponding board for PTP frequency synchronization.

Note: CR2D00L2XF12 can take place of CR2D00L2XF11, CR2D0L2XFH11.

1588+SyncE is recommended.

Hop-by-hop 1588 frequency synchronization is not supported.

Translation
Download
Updated: 2019-01-02

Document ID: EDOC1100055400

Views: 20075

Downloads: 30

Average rating:
This Document Applies to these Products
Related Documents
Related Version
Share
Previous Next