No relevant resource is found in the selected language.

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies. Read our privacy policy>Search

Reminder

To have a better experience, please upgrade your IE browser.

upgrade
Knowledge Base

The Clock on the NS2 Forms a Loop. After the Loop Is Released, the BUS_ERR Alarm on the NS2 Persists and Services Are Abnormally Transmitted and Received on the System Side

Publication Date:  2012-07-25  |   Views:  147  |   Downloads:  0  |   Author:  SU1001434059  |   Document ID:  EKB0000358095

Contents

Issue Description

Two NS2s are used for the ODU1 regeneration. Inloop is set on an optical interface on the NS2 (clock inloop). The BUS_ERR alarm persists after the loop is released. Services are abnormally transmitted and received on the system side. 

Alarm Information

BUS_ERR 

Handling Process

Avoid long-lasting clock loop during practical applications and tests. If the problem occurs, solve it by performing a warm reset on the board. 

Root Cause

When the clock is looped for a long time, the data conversion module of the board is abnormal and even locked after the loop is released. 

Suggestions

Null